Interrupts on the i.MX RT1062: GPIO vs ADC vs FlexPWM, and Auditing Your NVIC Table
The three interrupt sources follow one NVIC pattern but differ in where the trigger lives and how the flag clears. Plus the audit that matters: which of your ISRs sit above the FreeRTOS syscall barrier, and therefore must never touch a FreeRTOS API.